Senior Application Engineer IC Verification

Cadence Design Full Time United States Engineering

As an Application Engineer in Cadence’s Systems Verification Solutions AE team you will be responsible for supporting focus engagements to solve our customer verification challenges with leading edge technologies and methodologies. Your focus will be on Cadence’s Xcelium verification platform. You will support marquee customers in deploying Xcelium on environments with a mix of Verilog, SystemVerilog, SystemC/C/C++, and VHDL using industry standard verification methodologies such as UVM. As an integral part of the account team, you will be involved in account strategy and planning along with delivering customer training, demos and presentations. The role requires driving the future direction of Cadence’s advanced verification methodologies.

The ideal candidate will have:

  • 3-5 yearsexperience with SystemVerilog, VHDL, C/C++ or SystemC
  • extensive experience with UVM
  • scripting knowledge (Perl, Python or TCL)
  • strong HDL design and verification skills
  • ability to quickly analyze verification environments and design complexity
  • ability to interact effectively with both external customers and R&D teams
  • excellent communication, presentation, and interpersonal skills
Share this job

Report

Harassment or bullying behavior
Contains mature or sensitive content
Contains misleading or false information
Contains abusive or derogatory content
Contains spam, fake content or potential malware

Block Member?

Please confirm you want to block this member.

You will no longer be able to:

  • See blocked member's posts
  • Mention this member in posts
  • Invite this member to groups
  • Message this member
  • Add this member as a connection

Please note: This action will also remove this member from your connections and send a report to the site admin. Please allow a few minutes for this process to complete.

Report

You have already reported this .