Principal Verification Engineer – Memory Controller

Cadence Design Full Time United States Engineering

As a Verification Engineer for Memory Controller development team you will lead the verification effort and contribute to the functional verification of the Cadence’s Memory Controller IP. This person will work with the existing functional verification environment to add new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage. Additionally, this person will be responsible for ensuring that the design is in line with the technical and quality requirements set for the team – particularly with respect to our quality Metrics.

The position is based in Austin

Position Requirements:

  • BS/MS – Electrical / Computer Engineering
  • At least 7 years of of relevant experience including design verification experience.
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • UVM based functional verification environment development is required.
  • AXI and/or CHI-E experience is highly desirable
  • Memory controller verification experience is desirable.
Share this job

Report

Harassment or bullying behavior
Contains mature or sensitive content
Contains misleading or false information
Contains abusive or derogatory content
Contains spam, fake content or potential malware

Block Member?

Please confirm you want to block this member.

You will no longer be able to:

  • See blocked member's posts
  • Mention this member in posts
  • Invite this member to groups
  • Message this member
  • Add this member as a connection

Please note: This action will also remove this member from your connections and send a report to the site admin. Please allow a few minutes for this process to complete.

Report

You have already reported this .